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Abstract—Electric vehicles (EVs) and hybrid electric vehicles 
(HEVs) can reduce greenhouse gas emissions while switched 
reluctance motor (SRM) is one of the promising motor for such 
applications. This paper presents a novel SRM fault diagnosis and 
fault tolerance operation solution. Based on the traditional 
asymmetric half-bridge topology for SRM driving, the central 
tapped winding of SRM in modular half bridge configuration are 
introduced to provide fault diagnosis and fault tolerance functions, 
which are set idle in normal conditions. The fault diagnosis can be 
achieved by detecting the characteristic of the excitation and 
demagnetization currents. An SRM fault tolerance operation 
strategy is also realized by the proposed topology, which 
compensates for the missing phase torque under the open-circuit 
fault, and reduces the unbalanced phase current under the 
short-circuit fault due to the uncontrolled faulty phase. 
Furthermore, the current sensor placement strategy is also 
discussed to give two placement methods for low cost or modular 
structure. Simulation results in Matlab/Simulink and experiments 
on a 750 W SRM validate the effectiveness of the proposed 
strategy, which may have significant implications and improve the 
reliability of EVs/HEVs. 
 
Index Terms—Central tapped node, electric vehicles, fault 
diagnosis, fault tolerance, SRM, traction drives. 
 
NOMENCLATURE 
D PWM duty-cycle 
ia, ib, ic Currents for phases A, B and C 
imax Phase current peak when 
faulted 
imax Phase current peak when 
normal 
△i Hysteresis window 
Nr Rotor poles 
KL Inductance slope when normal 
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Ki Current slope when normal 
KL Inductance slope when faulted 
Ki Current slope when faulted 
Lmin Minimum of the phase 
inductance 
Lmax Maximum of the phase 
inductance 
T* Given load torque 
T Instantaneous torque 
Tav Average electromagnetic 
torque of one phase when 
normal 
Tav Average electromagnetic 
torque of one phase when 
faulted 
Uin Bus voltage 
ωr Angular velocity 
θon Turn-on angle 
θoff Turn-off angle 
 
I. INTRODUCTION 
Currently, electric vehicles (EVs) and hybrid electric 
vehicles (HEVs) provide a low-pollution and high-efficiency 
solution to the depletion of fossil fuels and environmental 
problems, and thus are under wide development across the 
world [1], [2]. Switched reluctance motors (SRMs) are 
becoming a mature technology for EV/HEV applications and 
are also considered to have commercial potentials for massive 
global markets due to their non-reliance on rare earth materials 
and a wide torque-speed range, in addition to their robust 
mechanical structure, low cost and high efficiency [3]-[7]. For 
EV/HEV applications, high reliability and fault tolerance is 
critically important as they involve human lives. 
The SRM drive system is mainly composed by two parts: 
power electronics and motors [8]. For EV/HEV applications, 
the switching devices are prone to failure, especially in harsh 
environments such as vehicular conditions [9]. Based on the 
widely used asymmetrical half-bridge drive topology, the 
power electronics faulty conditions such as short-circuits and 
open-circuits are studied in [10]-[16]. In [11], the bus current is 
employed to distinguish open-circuit faults and short-circuit 
faults in power electronics converters. In [12], two on-line fault 
diagnosis methods based on analysis of bus current or 
freewheeling current are developed to distinguish short-circuits 
and open-circuits. In [13], the switching device fault diagnosis 
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including open-circuit and short-circuit is achieved by analysis 
of phase current without additional hardware investment. The 
FFT algorithm is also introduced to analyze the power 
converter supply current of phase absence fault in [14]. A 
method to predict the SRM drive performance under normal 
and fault operating conditions is proposed in [15], which uses a 
genetic algorithm based artificial neural networks, showing a 
fast and accurate prediction. In [16], a fuzzy inference system is 
employed to characterize the SRM drives under normal and 
fault operations. The other research field is motor fault 
diagnosis. The winding short-circuit and open-circuit are the 
common faults in electric machines [17]. Pole short and few 
turns shorted of phase winding are discussed in [18]. In [19], 
injecting high-frequency diagnostic pulses to the motor 
windings is proposed to locate faulty phase and categorise the 
fault type. 
In order to improve the SRM fault tolerance ability, 
hardware and software can be employed to achieve fault 
tolerance operation. For fault tolerance control, artificial neural 
network, genetic algorithms, and the time dynamic models are 
developed for normal and abnormal condition control of SRM 
[20]. Fuzzy controller without a model is proposed in [21] to 
improve the faulty performance of SRM. For hardware 
improvement, multi-phase SRM is developed to improve fault 
tolerance [22], [23]. The axial-flux configuration based, 
five-phase SRM is developed for EV application [23]. In order 
to improve the reliability of the SRM driving system, 
dual-channel SRM is developed and fault tolerance strategy is 
also discussed in [24]. Modular stator SRM is proposed in [25], 
which is convenient for replacing the fault winding. In [26], a 
double-layer-per-phase isolated SRM is also investigated 
which can not only improve the fault-tolerant capability, but 
also achieve higher torque and low noise. Furthermore, 
segmental stator SRM with modular construction is proposed 
for fault tolerance application [27]. In [28], two extra switching 
devices are added in the traditional asymmetric half bridge 
topology for an 8/6 SRM drive system to decrease the impact of 
a fault. However, the proposed fault tolerance topology is 
without module structure and only accustoms limited fault 
condition. A decentralized phase driving topology is developed 
in [29] to make full use of independence of phase windings; 
while a lot of half asymmetric modular. In the absence of 
position sensors, a fault tolerance control strategy is proposed 
in [30] to deal with the absent phase operation. In [31], a fault 
tolerance scheme is proposed for the SRM drive that driven by 
a three-phase bridge inverter when the phase windings are 
connected in star. The fault characteristics of the SRM drive 
under short and open circuit fault operations are analyzed in 
details in [32], and a fault tolerant control method is presented. 
However, the phase absence operation in open circuit condition, 
and setting the turn-off angle advanced in short circuit 
condition still causes a large torque ripples.  
 Although hardware and software fault tolerance have been 
developed, the hardware changes the driving topology of SRM 
or design the new structure of SRM that limits the wide 
application. Furthermore, by software, the fault diagnosis and 
fault tolerance operation can be achieved without changing the 
traditional SRM drive topology; but the fault diagnosis method 
is complex and fault toleration can be realized in limited fault 
condition. So, we need the fault diagnosis and fault tolerance 
strategy is equipped with the following characteristics:  
    (1) No/little change to the traditional SRM drive topology; 
(2) Easy fault diagnosis and fault tolerance operation at 
extreme fault conditions; 
(3) Modular structure and convenient for industrial 
applications.   
In this paper, in order to satisfy the mentioned requirements, 
a new modular fault tolerance topology is proposed on the basis 
of the traditional SRM driving topology; and the corresponding 
fault diagnosis and fault tolerance schemes are proposed by 
trade-off hardware and software. The paper is organized as 
follows: Section II describes the proposed fault tolerance 
topology, and fault diagnosis method. Section III builds the 
mathematical model of SRM under fault tolerance condition 
and gives the fault tolerance control strategy. Section IV 
discusses the current sensors placement. Section V presents 
experimental results and their analysis, followed by the 
conclusions in Section VI. 
II. FAULT DIAGNOSIS TOPOLOGY AND STRATEGY 
New techniques are developed to improve the system 
performance under various faults, including switching device 
faults, phase winding and short-circuit faults. The fault tolerant 
strategy is to make changes to hardware as little as possible on 
the basis of the traditional SRM topology.   
A. Proposed Fault Tolerance Topology  
Traditionally, the SRM phase windings are composed of an 
even number of series connected windings, as shown in Fig.1. 
Thus, central-tapped windings are formed which can be easily 
designed in 8/6 or 12/8 SRM. Fig.2 shows the traditional 12/8 
SRM winding connection, in which La1, La2, La3, and La4 
represent for four windings of one SRM phase; the central 
tapped node A of phase La is developed as shown in Fig. 2. One 
phase of SRM drive circuit is composed by traditional 
asymmetrical half-bridge topology and phase winding; the 
whole circuit can be divided into two parts: left part and right 
part; each part has the same components, including diode, 
switching device and phase winding. The two parts have the 
characteristics of axial symmetry that can be employed in fault 
tolerance operation. When the central tapped node is connected 
with positive node of power supply source, the left part of the 
converter is bypassed that can block the left part fault. The 
same method, when the central tapped node A is connected 
with negative node of power supply source, the right part of the 
converter is bypassed that can block the fault from right part. 
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(a) 8/6 SRM                                      (b) 12/8 SRM 
Fig. 1. Basic winding structure of SRM. 
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Fig. 2. Central-tapped winding of a 12/8 SRM. 
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Fig. 3. Two parts of phase converter. 
 
On the basis of the central tapped node and axial symmetry 
characteristics of the traditional drive topology, the proposed 
fault tolerance topology is presented in Fig.4. Fig. 4(a) is the 
main driving topology composed by main topology (traditional 
asymmetrical half bridge) as Fig. 4(b), and fault tolerance 
module as Fig. 4(c). The fault tolerance module is the 
traditional three-phase half-bridge modular. The half-bridge 
central nodes are connected with central tapped node of phase 
windings, which are A, B and C respectively. Three-phase 
half-bridge is employed to approach fault tolerance operation. 
The proposed topology has the characteristics of modular 
structure; on the base of traditional asymmetrical half-bridge 
topology, only one three-phase bridge modular is needed. The 
basic structure of SRM is almost not changed. In normal 
conditions, the proposed topology works as traditional 
asymmetrical half bridge topology; the fault tolerance module 
is in idle condition that makes the proposed converter has the 
same efficiency as the traditional asymmetrical half bridge 
topology. The fault tolerance module works only at fault 
condition.       
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(c) Fault tolerance module 
Fig. 4. Proposed topology for SRM fault tolerance operation. 
B. Switching Device Faults and Phase Winding Open-Circuit 
Faults  
Switching device faults and phase winding open-circuit 
faults are common fault phenomena. In the traditional 
asymmetrical half-bridge converter, there are two switching 
devices for each phase; and each phase have four windings for a 
12/8 SRM. When there is no current in the excitation region in 
phase La that means the open-circuit occurs. The diagnosis 
needs to locate which part is under fault condition by replacing 
S0 by SA1, and giving the turn-off single to S0. In the right part of 
the converter, SA1, SA2, D1, S1 and La34 compose a new 
asymmetrical half-bridge. In the right part asymmetrical 
half-bridge, if the faulty phase can work that proves the left part 
of converter is under fault condition. By the same method, 
replacing S1 by SA2, and giving the turn-off single to S1; in left 
part of converter, S0, SA1, SA2, D0 and La12 compose a new 
asymmetrical half-bridge. In the left part asymmetrical 
half-bridge, if the faulty phase can work that proves the right 
part of the converter is under fault condition. The diagnosis 
flowchart of the open-circuit fault is shown in Fig. 5.  
Start fault diagnosis 
for phase A
Phase A current 
always be 0
Enable SA1, 
and disable S0
Phase A has current 
Y
N
Left part has 
open-circuit fault
Right part has 
open-circuit fault
N
End
Y
 
Fig. 5. Flowchart for the diagnosis of the open circuit fault. 
 
C. Fault Tolerance Operation under Open-Circuit Fault 
Conditions  
When a faulty part is identified in the faulty phase, the fault 
tolerance module and main topology combines new topology 
for faulty phase converter. If the left part of one phase converter 
is in fault condition, in the fault tolerance topology, the left part 
of one phase converter, including the switching device S0, diode 
D0 and phase winding La12, is shorted by half-bridge SA1 and SA2 
to block faulty part. Fig. 6(a) is the typical example of S0 under 
open-circuit condition. When open-circuit fault occurs, the 
half-bridge SA1 and SA2 is activated to combine with right part 
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converter to form a new fault tolerance topology. In the new 
formed fault tolerance operation topology, when SA1 and S1 
conduct, the excitation circuit is shown in Fig. 6(b). Fig. 6(c) 
presents the energy recycling mode, in which the winding 
voltage is –Uin to speed up winding demagnetization. Fig. 6(d) 
shows the freewheeling conduction mode, in which the winding 
voltage is 0. The working modes of the fault tolerance converter 
are the same as a traditional converter, except only a half phase 
winding taking part in working.     
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(c) Energy recycling mode              (d) Freewheeling conduction mode 
Fig. 6. Fault tolerance operation topology under open-circuit condition. 
 
The same fault tolerance operation can be achieved, when D0 
or La12 is faulty. When the right part of one phase converter is 
under open-circuit fault condition, the left part of one phase 
converter and fault tolerance module can combined to form a 
new fault tolerance topology, the same method as Fig. 6.  
 
D. Switching Device and Phase Winding Short-Circuit Fault 
Diagnosis  
When switching device S0 is short-circuited, the only 
freewheeling mode is illustrated in Fig.7 (a); when the 
short-circuit fault of switching device S1 occurs, the only 
freewheeling mode is illustrated in Fig.7 (b); Both in Fig.7 (a) 
and (b) fault condition, the corresponding phase current is 
always over zero that can be employed in short-circuit fault 
diagnosis.  
When a short-circuit fault is detected, the next step is to 
locate which switching devices is under fault condition. For 
example, if S0 has a short-circuit fault, SA1 is enabled by giving 
drive signals to replace S0. The right part of converter and 
half-bridge compose a new asymmetrical half bridge. In the 
right part asymmetrical half-bridge, if the freewheeling current 
can decrease to zero; the faulty part can be located in S0; the 
right part converter and half bridge can form a new converter to 
achieve fault tolerance operation that is the same as 
open-circuit. The diagnosis flowchart of the short-circuit fault 
is shown in Fig. 7(c). 
The left part of the converter and half-bridge compose a new 
asymmetrical half-bridge. In the left part asymmetrical 
half-bridge, if the freewheeling current can decrease to zero; 
the faulty part can be located in S1; the left part converter and 
half-bridge can form a new converter to achieve fault tolerance 
operation that is the same as open-circuit.  
For instance, when the switching device S0 is short-circuited, 
the half bridge arm and right part converter form new topology. 
In order to block the faulty part, switching devices S1 is 
employed as chopping devices. In excitation and freewheeling 
state, due to SA1 conducting, the both sides of phase winding 
La12 share the same electric potential that prevent the current 
forming in La12; in energy recycle mode, there is no current loop 
for La12. Therefore, in the three basic working states, there is no 
current in phase winding La12, as presented in Fig.8 (a)~(c), 
which proofs left part converter is blocked. Similarly, when 
switching device S1 is in short-circuit condition; in order to 
block the right part converter, S0 is employed as chopping 
switching device. 
Inner turn short-circuit faults are also the faults to cause the 
decreasing of phase inductance; but the faulty phase still can 
operate. The proposed fault tolerance strategy also can bypass 
the short-circuited part to stop it from propagating. 
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(c) Diagnosis flowchart of the short-circuit fault 
Fig. 7. Diagnosis of switching device short-circuits 
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(a) Excitation circuit             (b) Freewheeling conduction mode 
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(c) Energy recycling mode 
Fig. 8  Fault tolerance operation under S0 short circuit condition 
III. FAULT TOLERANCE OPERATION CONTROL STRATEGY 
After locating a fault part, the corresponding fault tolerance 
control strategy is needed to deal with the faulty condition, as 
described in the following section. 
A. Control Schemes for SR Drives  
Broadly speaking, there are mainly two methods: current 
chopping control (CCC) and voltage-PWM control, while 
many variations exist on the two basic schemes. The drive 
circuit is assumed to be the same for both schemes. A 
closed-loop, speed-controlled SRM drive with voltage-PWM 
regulation scheme and current regulation scheme are shown in 
Fig. 9. The speed error is processed though a speed controller, 
such as a proportional integral (PI) controller. The motor speed 
is obtained from a speed calculator using an encoder to detect 
the rotor position. The turn-on and turn-off angles are 
determined by the position detector to control the phase 
commutation. However, for the system safety, the fault 
protection part is provided to deal with the drive failure, such as 
IGBT faults and phase winding faults in the converter.  
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(b) Diagram of voltage-PWM control system 
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(c) Diagram of current regulation control system 
Fig. 9. SRM control strategy 
 
In SRM driving, the switching sequence is decided by phase 
conduction sequence. The phase conduction sequence of the 
SRM adopts a six-step mode as phases A-AB-B-BC-C-CA, as 
shown in Fig. 9 (a). In Fig. 9(b), the phase voltage is the control 
issue, which is addressed by a voltage controller. The PWM 
duty-cycle is regulated by a PWM generator according to the 
instantaneous speed, without current regulation. The current 
waveform has its natural shape at all speeds, as though the 
supply voltage is chopped down to the value DUin with a 
duty-cycle D. In Fig. 9 (c), the phase current is the control issue, 
which is regulated by a current controller. The instantaneous 
phase currents, i, are measured using the current sensors 
installed in the phase windings, and fed back to the threshold 
logic. The current command is added and subtracted from the 
threshold logic with a hysteresis window, △i, to obtain the imax 
and imin that determine the switching state of the phase in each 
turn-on region. 
 
B. Characteristics of the Drive under the Fault Tolerance 
Condition 
Fig. 10 shows the relationship between phase current and 
phase inductance. As illustrated in the figure, θon and θoff are the 
turn-on and turn-off angles, respectively, i1 and L1 are the phase 
current and phase inductance under the normal conditions, i2 
and L2 are under the fault tolerance conditions, and i4 and i5 are 
the phase currents when the turn-on angle is set lagging behind. 
Fig. 10 (a) shows the phase current and phase inductance in the 
fault tolerance operation with a half phase winding, compared 
to a normal operation; Fig. 10 (b) shows the phase current 
operates in fault tolerance conditions when the turn-on angle is 
set lagging behind.  
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(a) Fault tolerance operation with a half phase winding 
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(b) Turn-on angle lagging behind 
Fig. 10. Relationship between the phase current and phase inductance. 
 
The phase inductance slope factor in the inductance 
ascending region is expressed as 
max min
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where Lmin and Lmax are the minimum and maximum of the 
phase inductance, and θ2 and θ3 are the corresponding rotor 
position.  
In the region of θon≤θ<θ2, the phase current is expressed as  
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where Uin is the bus voltage, and ωr is the angular velocity. In 
this region, the phase current goes up quickly, following the 
current slope factor Ki, given by 
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In the region of θ2≤θ<θoff, the phase current is expressed as 
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The peak value of the phase current is at the position θ=θ2, 
which is given by  
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The average electromagnetic torque of one phase is given by 
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where Nr is the rotor poles.  
If the motor system has an open-circuit or short-circuit fault 
in the converter, the proposed converter will operate with a half 
part of the fault phase winding, then 
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where Lmin and Lmax are the minimum and maximum of the 
faulty phase inductance.  
The phase inductance slope factor in the inductance 
ascending region in the fault-tolerant operation is as follows 
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2 2
L L
s
L L
K K


                       (8) 
In the region of θon≤θ<θ2, the phase current slope in 
fault-tolerant operation is as follows 
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The peak value of the phase current at the position θ=θ2, in 
fault-tolerant operation, is  
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The average electromagnetic torque of the failure phase is 
given by 
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(11) 
According to Eqs (10) and (11), the peak value of the phase 
current, and the average electromagnetic torque of the failure 
phase are double of the normal value when working in 
fault-tolerant operation. However, in a closed-loop system, the 
total average electromagnetic torque is the same as that in the 
normal state, due to a constant load. 
When an open-circuit fault of the drive happens, 
conventionally, the system still works in the phase absence 
operation to ensure the continued working ability in a 
closed-loop system. However, the currents of other normal 
phases will be larger than the previous one to compensate the 
torque output, due to the adjustment of the speed controller. 
The unbalanced phase current increases the torque ripple and 
the load capacity also is reduced considerably. When the 
short-circuit fault of the drive happens, the demagnetization 
current cannot decrease to zero due to a zero-voltage loop, 
which causes phase current more unbalanced and obviously 
increases the torque ripple.  
Considering the proposed fault tolerance scheme in the CCC 
system, a half of the failure phase still can be put into use to 
ensure the torque output. Since the phase current is the control 
target, it will be regulated to the same reference compared to 
the normal one, even though a half of the failure phase is 
removed. In voltage-PWM control strategy, the phase voltage 
is the control target. The imposed voltage on each phase is the 
same, no matter the phase winding works in a whole part or half 
part. In order to reduce the unbalanced phase current further in 
voltage-PWM system, the turn-on angle of the failure phase can 
be adjusted lagging behind to reduce the increased phase 
current in the failure winding, as illustrated in Fig. 10 (b). 
Hence, the proposed drive topology can be used to compensate 
the current and torque, and reduce the torque ripple to improve 
the drive performance in fault conditions. 
 
C. Comparison of the Proposed Fault Tolerance Operation 
with Other Strategies 
In the traditional fault tolerance strategy, the 
defective-phase-operation also can be achieved. In a worse 
fault condition, such as all upper switching devices (S0, S2, S4) 
are broken, the SRM cannot work. By the proposed fault 
tolerance strategy, the topology still can operate under extreme 
faulty conditions. The proposed topology can support one of 
switching devices in each phase converter under fault 
condition.  
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In extreme faulty operation condition, only one switching of 
main driving topology is healthy. The proposed fault tolerance 
strategy still can sustain the SRM operation. As the illustrated 
in Fig. 11, only left part of phase La converter is healthy; the S0, 
SA1, SA2 and D0 compose a new topology that can maintain 
operation of SRM under light load condition.     
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Fig. 11. Extreme faulty operations. 
 
A comparison of the proposed fault tolerance topology and 
existing fault tolerance methods is illustrated in Table I. It can 
be seen that the proposed method has a better overall 
performance, which will be proved in the following sections. 
 
 
 
 
 
TABLE  I  THE PROPOSED FAULT TOLERANCE TOPOLOGY COMPARING WITH OTHER FAULT TOLERANCE METHODS 
 
 
D. Design Procedure  
There are three basic steps in the system design procedure. 
(1) Developing key parameters and application 
specifications, including rated power, torque, supply voltage, 
rated speed, speed range and efficiency, design switched 
reluctance motor [3].  
(2) Building SRM simulation models in Ansoft to check the 
electromagnetic performance, and optimizing key parameters.  
(3) Converter design in relation to SRM working condition. 
By building SRM models and converter models in 
Matlab/Simulink, The starting, braking, rated power operation 
and over power operation are simulated to support for 
switching device selection. The fault tolerance topology 
chooses the same switching devices with the main driving 
topology.  
IV. PHASE CURRENT SENSOR PLACEMENT STRATEGY 
The phase current is the main source of information for fault 
diagnosis and fault tolerance operation. In the proposed fault 
tolerance topology, the current sensor placement strategy is 
studied considering the cost and modular structure. 
 
D. Single Current Sensor Placement Strategy  
Current sensors are expensive and need extra A/D channels 
to transfer analog signal to digital signals for controller so that 
the system cost is increased. The single current sensor is one of 
the best choices. Traditional current sensor strategy is 
illustrated in Fig. 12; there are four candidate placement 
positions, but none of them can give the phase current signal 
both under left part and right part phase converter fault 
condition.  
Fig.13 (a) is the proposed current sensor placement strategy. 
The number of turns in both sides from the point A is the same. 
In normal condition, there is no current passing point A, as 
shown in Fig. 13 (b). The current sensor output is the sum of 
iLa12 and iLa34. When right part of phase converter is fault, by the 
fault tolerance operation, the right part is shorted by the half 
bridge switching devices; the output of current sensor is iLa12, as 
shown in Fig. 13 (c). When left part of phase converter is fault, 
by the fault tolerance operation, the left part is shorted by the 
half bridge switching devices; the output of current sensor is 
iLa34, as illustrated in Fig. 13 (d). The output of current sensor 
signal magnification times is only half the normal condition. 
Compared with the traditional sensor placement strategy, the 
proposed method can give the phase current information at fault 
tolerance operation condition. 
La14 La23A
Position 1 Position 2 Position 3 Position 4
 
Fig. 12. Traditional current sensor placement strategy. 
La12 La34
A
Current sensor
Left part current Right part current
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Current sensor
iLa12 iLa34
 
(a) Proposed single current sensor                    (b) Normal condition 
placement strategy  
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(c) Right part fault condition            (d) Left part fault condition 
Fig. 13. Proposed single current placement strategy. 
 
E. Dual Current Sensor Placement Strategy  
Fig. 12 shows the current placement strategy. Although the 
number of current sensors is decreased, the output of sensor 
signal magnification times is also changed when fault occurs 
that may be inconvenient for controller. Furthermore, the 
Fig.13 strategy does not have the characteristics of modulation.   
Dual sensors can give the separate signals of both left part 
and right part of phase winding current. Fig.14 (a) is the basic 
structure of dual current placement strategy. On the whole 
structure, Fig. 14 (a) does not have the characteristics of 
modular. Because current commercial drive mode for SRM has 
combined one current sensor for each phase and half bridge 
drive topology as the standard configuration. Fig. 14 (b) gives 
another solution. The current placement strategy in main drive 
topology is the same as usual; the other current sensor is in fault 
tolerance part. In a normal condition, the current sensors CSA, 
CSB and CSC give the phase current information. When fault 
occurs, the current sensors CSA1, CSB1 and CSC1 give the phase 
current information in fault tolerance operation. Because the 
main drive topology and its current sensor compose a relative 
independent system; the fault tolerance topology and its 
corresponding current sensors also have relative independence. 
Due to the modular and independence characteristics, the 
proposed fault tolerance strategy can be used in the current 
SRM system without any hardware change.   
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(a) Dual current sensor placement strategy 
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 (b) Proposed dual current sensor placement strategy  
Fig. 14. Dual current placement strategy. 
V. SIMULATION AND EXPERIMENT 
In order to validate the proposed fault tolerance topology, a 
750W 12/8 SRM is employed to be modeled in the 
Matlab/Simulation. The SRM control system is developed in 
Matlab/Simulink, as shown in Fig. 15. The rotor position is 
obtained by a position calculator from the angular velocity. The 
converter is built by using the models in the SimPowerSystems. 
The velocity is calculated according to the total torque 
exporting from the phase model and the load torque. The 
switching controller is used to give the gate signals according to 
the given speed, instantaneous speed, turn-on angle and 
turn-off angle. Every phase current and torque can be observed 
directly in different simulation conditions. 
 
TABLE  II  MOTOR PARAMETERS 
Parameters Value 
Phase number 3 
Stator poles 12 
Rotor poles 8 
Rated speed (r/min) 1500 
Rated power (W) 750 
Phase resistor (Ω) 3.01 
Minimum phase inductance (mH) 27.2 
Maximum phase inductance (mH) 256.7 
Rotor outer diameter (mm) 55 
Rotor inner diameter (mm) 30 
Stator outer diameter (mm) 102.5 
Stator inner diameter (mm) 55.5 
Core length (mm) 80 
Stator arc angle (deg) 14 
Rotor arc angle (deg) 16 
 
Fig. 16 shows the voltage-PWM control mode at 500 r/min 
under normal and fault conditions, respectively. The turn-on 
angle is set to 0° and the turn-off angle to 20°. The load torque 
is set to 1 N·m. In the simulation results, ia, ib, and ic represent 
for phase A, B, and C current, respectively. T and T* represent 
for the instantaneous torque and given load torque, respectively. 
When the drive operates in the normal state, the three phase 
currents have the same shape with 15° phase-shift compare to 
each other, and the total torque is the sum of three phase torque, 
as shown in Fig. 16 (a). Due to the independence of each phase 
leg, the fault phase will not affect the other normal phase. For 
example of phase A, when an open-fault happens, phase A 
current declines to zero, and the torque is only the sum of phase 
B and C torque. In a closed-loop system, when the open-fault 
happens, the other two phase currents are excited to be larger 
than the previous one by increasing the PWM duty-cycle, to 
compensate the absent phase torque. However, the torque 
ripple gets larger than that in normal conditions, as shown in 
Fig. 16 (b). When a short-fault happens in upper-switch of 
phase A, the phase voltage cannot be regulated in phase turn-on 
region, and the demagnetization current also cannot flow to 
power supply in the phase turn-off region, as shown in Fig. 16 
(c). In this fault state, phase A current is obviously larger than 
the normal phase, causing the torque ripple.  
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Fig. 15. SRM control system in Matlab/Simulink. 
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(a) Normal condition                                              (b) Open fault 
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(c) Short fault 
Fig. 16. Simulation results of voltage-PWM control mode under normal 
and fault conditions. 
 
Fig. 17 shows the voltage-PWM control mode at 500 r/min 
with fault tolerance topology under fault condition. The 
additional three-phase half-bridge is put into use, no matter an 
open-fault or short fault is detected. As illustrated in Fig. 17 (a), 
the current slope and peak value of phase A in the initial 
conduction region are double of the normal value, based on the 
analysis above. Despite using the fault tolerant topology, the 
torque ripple and unbalanced degree of phase current are still 
large. In order to reduce them effectively, a fault tolerant 
scheme that lagging the turn-on angle of the fault phase is 
carried out, as shown in Fig. 17 (b). The turn-on angle is set to 
5° for phase A, and the torque ripple is clearly reduced 
compared to Fig. 17 (a).  
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(a) Turn-on angle is 0° for phase A      (b) Turn-on angle is 5° for phase A 
Fig. 17. Simulation results of voltage-PWM control mode with fault 
tolerance topology under fault conditions. 
 
Fig. 18 shows the current regulation control mode under 
normal and faulty conditions, respectively. As shown in Fig. 18 
(a), the torque ripple is smaller than that of voltage-PWM 
control mode in normal condition. The results under open and 
short-fault conditions are similar to the voltage-PWM control 
mode, as shown in Fig. 18 (b) and (c). Fig. 19 shows the fault 
tolerance results in current regulation control mode at 500 r/min. 
In current regulation control system, phase current is the 
control target, and it is regulated to the same reference 
compared to the normal one. The only differences are the 
current slope. The torque ripple is effectively reduced to the 
normal one compared to Fig. 18 (a), if the fault tolerance 
topology is adopted.  
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(a) Normal                                          (b) Open fault   
 
0
2
4
0
0.5
1
0
0.5
1
0.2 0.205 0.21 0.215 0.22 0.225 0.23
0
5
10
T
T*
ia
ib
ic
C
u
rr
en
t 
[A
]
T
o
rq
u
e 
[N
m
]
Time [s]
C
u
rr
en
t 
[A
]
C
u
rr
en
t 
[A
]
 
  (c) Short fault 
Fig. 18. Simulation results of current regulation control mode with fault 
tolerance topology under fault conditions. 
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Fig. 19. Simulation results of current regulation control mode with fault 
tolerance topology under fault conditions. 
 
To verify the effectiveness of the propose scheme 
experimentally, an experimental rig for testing a 750 W SRM 
prototype is set up, as shown in Fig. 20(a). Photographs of the 
employed current sensors are shown in Fig. 20(b). Two air 
switches are adopted to emulate open-circuit and short-circuit 
faults, as shown in Fig. 20(c), where J1 is used to achieve an 
open circuit fault and J2, a short circuit fault. The main motor 
parameters are illustrated Table II. Fig. 20(d) shows the fault 
tolerance control system diagram with the closed-loop speed 
regulation capability. As illustrated in the figure, a PI controller 
is used to regulate the motor speed, and the proportional gain 
and integral gain are 0.05 and 0.5, respectively. The current 
controller and voltage controller are utilized to generate the 
drive signals to control the motor drive in different operation 
modes. The position detector and speed calculator are used to 
give the instantaneous speed for feedback control. The current 
sampling and fault diagnosis schemes are employed to control 
the gate signals for the fault tolerance topology to operate under 
faulted conditions.   
The type of the used MOFESTs is FDA59N30 from 
Fairchild Inc; and diodes are IDW75E60 from Infineon 
Technologies. Three current sensors (LA55Ps) are used to 
measure the phase currents. An incremental encoder with 1000 
lines is used to measure the rotor position. A dSPACE 1006 
control board is employed to implement the control scheme, 
with its control diagram shown in Fig. 21(a) and flowcharts in 
Fig. 21(b) and (c). A magnetic brake acts as the load with a 
torque of 1 N·m. The dc-link voltage is fixed to 48V. Two air 
switches are adopted to generate open-circuit and short-circuit 
faults. The torque observed in the oscilloscope is obtained 
online by using the real-time phase currents and rotor position 
to look up for the torque value in a 3-D torque table that 
includes the T-i-θ characteristics [33], [34]. The torque data in 
the lookup table is measured by using a rotor clamping device 
when supplying different steady currents to the motor windings 
in a rotor position that changes step by step. The output torque 
in the experimental waveforms is observed though a D/A 
converter. 
The turn-on and turn-off angles are set to 0° and 20°. In 
voltage-PWM control system with fault tolerance topology, the 
turn-on angle is set to 5° to improve the phase current balance 
for the fault tolerance performance when the short-fault occurs. 
Figs. 22-25 present the experimental results at 500 r/min, where 
ia, ib, and ic are the phase currents for phase A, B and C, 
respectively; T* and T are the given load torque and 
instantaneous torque, which show a good agreement with the 
simulation results. Fig.22 presents the typical voltage-PWM 
control model waveforms of the SRM under normal, 
open-circuit fault, and short-circuit fault conditions. In a 
normal condition, three phases have the same current amplitude 
and shape. In an open circuit faulty condition, there is no 
current in the faulty phase. In a short circuit faulty condition, 
the faulty phase current cannot decrease to zero. The 
experiment results have agreed well with the analytical study in 
Section II. Fig. 23 verifies the control strategy under fault 
condition.  By controlling the turn-on angle of phase A, the 
output torque ripple can be decreased obviously. Fig. 24 shows 
the typical waveforms for the current regulation control model 
under normal, open fault, and short fault condition. In an open 
circuit faulty condition, there is no current in the faulty phase 
whilst in a short circuit faulty condition, as theory analysis, the 
fault phase current cannot decrease to zero. The experiment 
results also verify the theory analysis in Section II. Under these 
fault tolerance operation conditions, the faulty phase current 
and output torque with the proposed method can follow the 
reference values faithfully, as shown in Fig.25. This is also the 
case in reducing the torque ripple and the imbalance between 
phase currents for conventional converters with either 
open-circuit or short-circuits faults. 
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(d) Diagram of the fault tolerance control system 
Fig. 20. Experimental setup and the control system. 
 
 
(a) dSPACE control diagram 
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(b) Flowchart of algorithm                   (c) Flowchart of algorithm 
for voltage-PWM control                    for current regulation control 
Fig. 21. dSPACE control algorithm. 
 
  
(a) Normal                                             (b) Open fault 
 
(c) Short fault 
Fig. 22. Experimental results of voltage-PWM control mode under normal 
and fault conditions. 
 
  
(a) Turn-on angle is 0° for phase A    (b) Turn-on angle is 5° for phase A 
Fig. 23. Experimental results of voltage-PWM control mode with fault 
tolerance topology under fault conditions. 
 
  
(a) Normal                                         (b) Open fault 
 
(c) Short fault 
Fig. 24. Experimental results of current regulation control mode with fault 
tolerance topology under fault conditions. 
 
 
Fig. 25. Experimental results of current regulation control mode with fault 
tolerance topology under fault conditions. 
 
Fig. 26 shows the fault tolerance operation at 500 r/min and 5 
N·m load in CCC and PWM systems, respectively. The system 
can still be stable when operating at large load and make up for 
the missing output torque of the fault phase. Fig. 27 shows the 
operation of the developed system during acceleration and at 
high speeds with a 1 N·m load. As illustrated in Fig. 27(a), the 
speed follows the given value well during the continuous 
acceleration progress. In Fig. 27(b), the system is still stable 
when it is operated at 1500 r/min, which shows a good stability 
at high speed. 
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(a) PWM system                                 (b) CCC system 
Fig. 26. Experimental results of fault tolerance operation under the high 
load. 
 
  
(a) Acceleration                               (b) High speed operation 
Fig. 27. Experimental results of fault tolerant operation during 
acceleration and at high speed operation. 
 
Fig. 28 shows the fault tolerance operation with only a half 
phase winding at 500 r/min and 1 N·m load in CCC and PWM 
systems, respectively. The system can still operate with only a 
half phase winding at light load. Fig. 29 shows the fault 
tolerance operation with only a half phase winding during 
acceleration and load increasing. The speed still follows the 
given speed well no matter during acceleration and in steady 
state. However, in Fig. 29(b), when the load increases from 1 
N·m to 3 N·m, the speed is reduced due to the insufficient load 
ability. Hence, in the extreme faulty conditions, the proposed 
fault tolerance scheme can still operate at light loads. 
 
  
(a) CCC system                                   (b) PWM system 
Fig. 28. Experimental results of fault tolerance operation with only a half 
phase winding in the extreme faulty condition at steady-state operation. 
 
  
(a) Acceleration                                  (b) Load increasing 
Fig. 29. Experimental results of fault tolerance operation with only a half 
phase winding during acceleration and load increasing. 
VI. CONCLUSION 
In this paper, a central-tapped node linked modular fault 
tolerance topology is proposed for SRM-based EV applications, 
based on the axial symmetrical structure of the phase converter. 
The main contributions of this paper are: (i) a novel fault 
tolerance SRM topology is developed with a modular structure; 
(ii) fault diagnosis and the corresponding fault tolerance 
architecture are proposed to achieve convenient fault diagnosis 
and improve fault tolerance performance of the SRM; (iii) two 
current sensor placement strategies are also developed to 
achieve low cost and modular structure.   
By combining the modular SRM fault tolerance structure 
with the central tapped node, the fault in the phase converter 
can be diagnosed easily; the faulty part can be blocked by the 
fault tolerance topology to achieve fault tolerance operation. 
Furthermore, the proposed system is in an idle condition when 
the SRM drive is healthy. The modular topology can be added 
to the traditional SRM drives without much change to the 
circuitry. The proposed current sensor placement strategy 
offers a low-cost and modular solution to typical power switch 
faults. The developed technologies can be applied to 
high-reliability drive applications such as electric vehicles, 
ships and aerospace.   
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